Interrupt modeling for efficient high-level scheduler design space exploration
نویسندگان
چکیده
منابع مشابه
Transformation - based High Level Design Space Exploration
This paper describes a methodology for system level design. The starting point is a specification given as standard C program. After a HW/SW-codesign step, design space exploration is performed by examining several versions of the initial design created by means of high-level transformations. Our approach includes an acceleration of the design loop by replacing all tasks of physical design (esp...
متن کاملAn Abstract Modeling Approach towards System-level Design-space Exploration
Integration of increasingly complex systems on a chip augments the need of system-level methods for specification and design. In the earliest phases of the design process important design decisions can be taken on the basis of a fast exploration of the design space. This paper describes an abstract modeling approach towards system-level design-space exploration which is formal and flexible. It ...
متن کاملEfficient design space exploration for embedded systems
Design space exploration is an important factor in embedded systems design. During several steps in a state-of-the-art design flow, designers have to decide between many design alternatives. The decisions are located at various levels of abstraction. In addition, the choices affect several design goals, the alternatives therefore represent a multi-criteria decision problem. Further, the space o...
متن کاملMicroarchitecture Modeling for Design-space Exploration
To identify the best processor designs, designers explore a vast design space. To assess the quality of candidate designs, designers construct and use simulators. Unfortunately, simulator construction is a bottleneck in this design-space exploration because existing simulator construction methodologies lead to long simulator development times. This bottleneck limits exploration to a small set o...
متن کاملHigh Level Design Space Exploration of Shared Bus Communication Architectures
System-on-Chip (SoC) designs are increasingly becoming more complex. Efficient on-chip communication architectures are critical for achieving desired performance in these systems. System designers typically use Bus Cycle Accurate (BCA) models written in high level languages such as C/C++ to explore the communication design space. These models capture all of the bus signals and strictly maintain...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Design Automation of Electronic Systems
سال: 2008
ISSN: 1084-4309,1557-7309
DOI: 10.1145/1297666.1297676